From f7a18d3711b3bb04b7ed8294a0e47599ac15cf45 Mon Sep 17 00:00:00 2001 From: Bunnaroath Sou Date: Wed, 6 Mar 2019 11:50:22 -0800 Subject: Update/add E20, E21, E24 arty targets for all 19.2 CoreIPs release --- bsp/coreip-e20-arty/README.md | 13 +++++++++++++ 1 file changed, 13 insertions(+) create mode 100644 bsp/coreip-e20-arty/README.md (limited to 'bsp/coreip-e20-arty/README.md') diff --git a/bsp/coreip-e20-arty/README.md b/bsp/coreip-e20-arty/README.md new file mode 100644 index 0000000..a10a36c --- /dev/null +++ b/bsp/coreip-e20-arty/README.md @@ -0,0 +1,13 @@ +The SiFive E20 Standard Core is an extremely efficient implementation of the E2 Series configured for very low area and power. The E20 brings the power of the RISC-V software ecosystem to efficiently address traditional 8-bit and 32-bit microcontroller applications such as IoT, Analog Mixed Signal, and Programmable Finite State Machines. + +This FPGA core target is ideal for makers and hobbyists to develop running application software building on top of freedom-metal libraries. The target supports: + +- 1 hart with RV32IMC core +- 4 hardware breakpoints +- Up to 153 CLIC interrupt signals that can be connected to off core complex devices, with 16 levels +- GPIO memory with 16 interrupt lines +- SPI memory with 1 interrupt line +- Serial port with 1 interrupt line +- 4 RGB LEDS +- 4 Buttons and 4 Switches + -- cgit v1.2.3